Parallel Matrix Multiplication on Memristor-Based Computation-In-Memory Architecture

doi 10.1109/hpcsim.2016.7568411
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE