Parallel Matrix Multiplication on Memristor-Based Computation-In-Memory Architecture

doi 10.1109/hpcsim.2016.7568411

Full Text

Abstract

Available in

Date

July 1, 2016

Authors

Mottaqiallah Taouil

Publisher

IEEE

Related search

Cox-Rower Architecture for Fast Parallel Montgomery Multiplication

Lecture Notes in Computer Science

Computer Science

Theoretical Computer Science

English

An Efficient Parallel Algorithm for Matrix-Vector Multiplication

English

Locality-Aware Parallel Sparse Matrix-Vector and Matrix-Transpose-Vector Multiplication on Many-Core Processors

IEEE Transactions on Parallel and Distributed Systems

Computational Theory

Signal Processing

English

A Multivariate Signature Based on Block Matrix Multiplication

English

Linear Scaling Computation of the Fock Matrix. VII. Parallel Computation of the Coulomb Matrix

Journal of Chemical Physics

Theoretical Chemistry

English

Hypergraph Partitioning Implementation for Parallelizing Matrix-Vector Multiplication Using CUDA GPU-based Parallel Computing

English

A Memory-Based IPv6 Lookup Architecture Using Parallel Index Generation Units

IEICE Transactions on Information and Systems

Electronic Engineering

Pattern Recognition

Computer Vision

Artificial Intelligence

English

Design of a Parallel VLSI Processor for Road Extraction Based on Logic-In-Memory Architecture

Transactions of the Society of Instrument and Control Engineers

English

Parallel Multicore CSB Format and Its Sparse Matrix Vector Multiplication

Advances in Linear Algebra & Matrix Theory

English