Design of a Parallel VLSI Processor for Road Extraction Based on Logic-In-Memory Architecture

Transactions of the Society of Instrument and Control Engineers
doi 10.9746/sicetr1965.36.1009
Full Text
Abstract

Available in full text

Date
Authors
Publisher

The Society of Instrument and Control Engineers

Related search

Parallel Logic Simulation of VLSI Systems

1995English

Design of a Content Addressable Memory-Based Parallel Processor Implementing (-1+j)-Based Binary Number System

International Journal of Advanced Computer Science and Applications
Computer Science
2014English

Unifying Memory and Processor Wrapper Architecture in Multiprocessor SoC Design

2002English

Parallel Algorithms for Inductance Extraction of VLSI Circuits

2006English

Parallel Voronoi Diagrams for VLSI Design

English

Parallel Matrix Multiplication on Memristor-Based Computation-In-Memory Architecture

2016English

A SysML and CLEAN Based Methodology for RISC Processor Micro-Architecture Design

International Journal of Embedded and Real-Time Communication Systems
Computer Science
2015English

A Parallel Radix-Sort-Based VLSI Architecture for Finding the First $W$ Maximum/Minimum Values

IEEE Transactions on Circuits and Systems II: Express Briefs
Electronic EngineeringElectrical
2014English

High-Performance Logic and Memory Devices Based on a Dual-Gated MoS2 Architecture

ACS Applied Electronic Materials
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy