Design of a Parallel VLSI Processor for Road Extraction Based on Logic-In-Memory Architecture

Transactions of the Society of Instrument and Control Engineers

doi 10.9746/sicetr1965.36.1009

Full Text

Abstract

Available in

Date

January 1, 2000

Authors

Michitaka KAMEYAMA

Publisher

The Society of Instrument and Control Engineers

Related search

Design of a Content Addressable Memory-Based Parallel Processor Implementing (-1+j)-Based Binary Number System

International Journal of Advanced Computer Science and Applications

Computer Science

English

Parallel Logic Simulation of VLSI Systems

English

Unifying Memory and Processor Wrapper Architecture in Multiprocessor SoC Design

English

Parallel Algorithms for Inductance Extraction of VLSI Circuits

English

Parallel Voronoi Diagrams for VLSI Design

Italian

Parallel Matrix Multiplication on Memristor-Based Computation-In-Memory Architecture

English

A SysML and CLEAN Based Methodology for RISC Processor Micro-Architecture Design

International Journal of Embedded and Real-Time Communication Systems

Computer Science

English

A Parallel Radix-Sort-Based VLSI Architecture for Finding the First $W$ Maximum/Minimum Values

IEEE Transactions on Circuits and Systems II: Express Briefs

Electronic Engineering

English