A Parallel Permutation Multiplier for a PGM Crypto-Chip

Lecture Notes in Computer Science - Germany
doi 10.1007/3-540-48658-5_12
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Springer Berlin Heidelberg

Related search

A New Low Complexity Parallel Multiplier for a Class of Finite Fields

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2001English

Fast Parallel Permutation Algorithms

Parallel Processing Letters
HardwareTheoretical Computer ScienceArchitectureSoftware
1995English

Optimization of a Parallel Permutation Testing Function for the SPRINT R Package

2010English

Coloring Permutation Graphs in Parallel

Electronic Notes in Discrete Mathematics
CombinatoricsApplied MathematicsDiscrete Mathematics
2000English

A Parallel Connected Component Labeling Architecture for Heterogeneous Systems-On-Chip

Electronics (Switzerland)
ControlElectronic EngineeringSignal ProcessingComputer NetworksSystems EngineeringHardwareCommunicationsElectricalArchitecture
2020English

Digit-Level Serial-In Parallel-Out Multiplier Using Redundant Representation for a Class of Finite Fields

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2017English

Parallel Overloaded CDMA Crossbar for Network on Chip

Facta universitatis - series: Electronics and Energetics
2019English

A Spatial Crypto Technique for Secure Data Transmission

Biostatistics and Biometrics Open Access Journal
2017English

Parallel Real-Time PCR on a Chip for Genetic Tug-Of-War (gTOW) Method

Analytical Sciences
Analytical Chemistry
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy