Digit-Level Serial-In Parallel-Out Multiplier Using Redundant Representation for a Class of Finite Fields
IEEE Transactions on Very Large Scale Integration (VLSI) Systems- United States
doi 10.1109/tvlsi.2016.2646479
Full Text
Abstract
Available in
Date
May 1, 2017
Authors
Publisher
Institute of Electrical and Electronics Engineers (IEEE)