Calculation of Power Consumption in 10 T CMOS SRAM Cell With 0.6 Μm Technology Using Microwind 2 Tool

International Journal of Innovative Research in Computer and Communication Engineering
doi 10.15680/ijircce.2015.0306006
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Ess & Ess Research Publications

Related search

Design of Frequency Discriminator for Ringer Using 0.18 Μm CMOS Technology

International Journal of Engineering and Technology
2009English

Design and Analysis of a Novel Ultra-Low Power SRAM Bit-Cell at 45nm CMOS Technology for Bio-Medical Implants

International Journal of Computer Applications
2015English

Minimizing Power Consumption in CMOS Full Subtractor Using SVL Technique

International Journal of Computer Applications
2015English

Timing Generator for 120fps CMOS Image Sensors on 0.13 Μm CMOS Technology

2017English

A 0.6-V 2-nA CMOS Current Reference Circuit

International Journal of Engineering Research and Applications
2017English

An On-Chip Antenna Integrated With a Transceiver in 0.18-Μm CMOS Technology

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2017English

A Comparative Study of 6T and 8T SRAM Cell With Improved Read and Write Margins in 130 Nm CMOS Technology

WSEAS TRANSACTIONS ON CIRCUITS AND SYSTEMS
2020English

Low Power, Low Voltage and High Gain UWB Low-Noise Amplifier in the 0.13 Μm CMOS Technology

The International Conference on Electrical Engineering
2010English

Design a Low Power Half-Subtractor Using .90µm CMOS Technology

IOSR journal of VLSI and Signal Processing
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy