Complexity Optimization and High-Throughput Low-Latency Hardware Implementation of a Multi-Electrode Spike-Sorting Algorithm
IEEE Transactions on Neural Systems and Rehabilitation Engineering- United States
doi 10.1109/tnsre.2014.2370510
Full Text
Abstract
Available in
Date
March 1, 2015
Authors
Publisher
Institute of Electrical and Electronics Engineers (IEEE)