Amanote Research
Register
Sign In
Virtex
doi 10.3115/991146.991206
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 1990
Authors
B. Buschbeck
R. Henschel
I. Höser
G. Klimonow
A. Küstner
I. Strake
Publisher
Association for Computational Linguistics
Related search
Level-1 Calorimeter Trigger: From Virtex-7 to UltraScale+
Real Time Morphological Image Contrast Enhancement in Virtex FPGA
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Capacitance Scaling Based Thermal Aware Design of Waveform Generator on Virtex-6
Gyancity Journal of Engineering and Technology
Voltage Scalling Based Traffic Light Controller Design on Virtex-7 FPGA Family
Gyancity Journal of Engineering and Technology
Timing Verification of Dynamically Reconfigurable Logic for the Xilinx Virtex FPGA Series
Timing Verification of Dynamically Reconfigurable Logic for the Xilinx Virtex FPGA Series
Reduction in Power Consumption of Packet Counter on VIRTEX-6 FPGA by Frequency Scaling
A Flexible On-Chip Evolution System Implemented on a Xilinx Virtex-Ii Pro Device
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Exploration of Uninitialized Configuration Memory Space for Intrinsic Identification of Xilinx Virtex-5 FPGA Devices
International Journal of Reconfigurable Computing
Hardware
Architecture
