Reduction in Power Consumption of Packet Counter on VIRTEX-6 FPGA by Frequency Scaling

doi 10.1109/sasg.2017.8356479
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Frequency Scaling Based Power Efficient Current Source Design on FPGA

International Journal of Engineering and Advanced Technology
EngineeringComputer Science ApplicationsEnvironmental Engineering
2019English

Capacitance Scaling Based Thermal Aware Design of Waveform Generator on Virtex-6

Gyancity Journal of Engineering and Technology
2018English

Real Time Morphological Image Contrast Enhancement in Virtex FPGA

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2001English

Minimizing Power Consumption of Spatial Division Based Networks-On-Chip Using Multi-Path and Frequency Reduction

2012English

Voltage Scalling Based Traffic Light Controller Design on Virtex-7 FPGA Family

Gyancity Journal of Engineering and Technology
2018English

Interference Reduction in LTE-Advanced by Frequency and Power Domains

Internet Technology Letters
2019English

Dynamic Power Reduction of FPGA-based Reconfigurable Computers Using Precomputation

ACM SIGARCH Computer Architecture News
2010English

Power Efficient Frequency Scaled and Thermal-Aware Control Unit Design on FPGA

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2019English

Checkability of Fpga Projects by Power-Dissipation

Systems and Technologies
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy