Amanote Research
Register
Sign In
Techniques for Reducing Read Latency of Core Bus Wrappers
doi 10.1109/date.2000.840021
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
R.L. Lysecky
F. Vahid
T.D. Givargis
Publisher
IEEE Comput. Soc
Related search
On-Chip Bus Architecture Optimization for Multi-Core SoC Systems
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Hardware Engines for Bus Encryption: A Survey of Existing Techniques
Reducing Latency Cost in 2D Sparse Matrix Partitioning Models
Parallel Computing
Computer Graphics
Computer Networks
Hardware
Communications
Computer-Aided Design
Architecture
Theoretical Computer Science
Artificial Intelligence
Software
Automatic Wrappers for Large Scale Web Extraction
Proceedings of the VLDB Endowment
Computer Science
Flicker Techniques in the Determination of Visual Latency
Journal of Optics
Reducing the Handoff Latency in 802.11 IEEE WLAN by Reducing the Channel Scanning Time
DEStech Transactions on Computer Science and Engineering
Low-Power Memory Mapping Through Reducing Address Bus Activity
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware
Electronic Engineering
Electrical
Architecture
Software
Optimum and Heuristic Transformation Techniques for Simultaneous Optimization of Latency and Throughput
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware
Electronic Engineering
Electrical
Architecture
Software
Optimizing Nonzero-Based Sparse Matrix Partitioning Models via Reducing Latency
Journal of Parallel and Distributed Computing
Computer Networks
Hardware
Communications
Architecture
Theoretical Computer Science
Artificial Intelligence
Software
