Amanote Research

Amanote Research

    RegisterSign In

Optimized Logarithmic Barrel Shifter in Reversible Logic Synthesis

doi 10.1109/vlsid.2015.80
Full Text
Open PDF
Abstract

Available in full text

Date

January 1, 2015

Authors
Sajib Kumar MitraAhsan Raja Chowdhury
Publisher

IEEE


Related search

Reversible Logic Circuit Synthesis

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science ApplicationsComputer GraphicsComputer-Aided DesignSoftware
2002English

Reversible Logic Circuit Synthesis

English

Design of Low Power Barrel Shifter and Rotator Using Two Phase Clocked Adiabatic Static Cmos Logic

International Journal of Research in Engineering and Technology
2014English

Extended Barrel-Shifter for Versatile QC-LDPC Decoders

IEEE Wireless Communications Letters
ControlSystems EngineeringElectronic EngineeringElectricalAstronomyPhysics
2020English

Fast Exact Toffoli Network Synthesis of Reversible Logic

2007English

Efficient Algorithms for Optimal 4-Bit Reversible Logic System Synthesis

Journal of Applied Mathematics
Applied Mathematics
2013English

Reversible Logic Elements With Memory

Theory of Reversible Computing
2017English

Compliance of Reversible Gates in Logic Designing

International Journal of Electrical, Electronics and Computers
2017English

Taxonomy Proposal for Research on Reversible Logic

International Journal of Engineering and Advanced Technology
EngineeringComputer Science ApplicationsEnvironmental Engineering
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy