Impedance Matching in Multi-Layer Interconnect Structures to Minimize Signal Reflections in High Speed Applications

International Journal of Computer and Electrical Engineering
doi 10.7763/ijcee.2012.v4.509
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IACSIT Press

Related search

Generalized Moment-Matching Methods for Interconnect Analysis of High-Speed VLSI Systems.

English

Interconnect Enhancements for a High-Speed PLD Architecture

2002English

Design of Impedance Matching Networks for RF Applications

Asian Journal of Engineering and Technology
2018English

Passive Time-Domain Macromodels of High Speed Interconnect Networks

English

Moment-Maching Analysis of High-Speed VLSI Interconnect Models.

English

Impedance Matching in VLSI Systems

2012English

A Multi-Dimensional Evaluation on Capacity Matching Between High-Speed Railway and Subway

2018English

Multilevel Optimization of High Speed VLSI Interconnect Networks by Decomposition.

English

Consistent Segment-Wise Matching With Multi-Layer Graphs

Computer Aided Geometric Design
Computer GraphicsAutomotive EngineeringSimulationComputer-Aided DesignModelingAerospace Engineering
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy