Amanote Research
Register
Sign In
Multilevel Optimization of High Speed VLSI Interconnect Networks by Decomposition.
doi 10.22215/etd/1994-02825
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
Yuji Wei
Publisher
Carleton University
Related search
Moment-Maching Analysis of High-Speed VLSI Interconnect Models.
Optimization of High-Speed VLSI Interconnects.
Generalized Moment-Matching Methods for Interconnect Analysis of High-Speed VLSI Systems.
Passive Time-Domain Macromodels of High Speed Interconnect Networks
Sensitivity Analysis and Optimization of High-Speed VLSI Interconnects.
Implementation of VLSI Interconnect Design
International Journal of Advanced Technology and Engineering Exploration
Sensitivity Analysis and Optimization of High-Speed VLSI Interconnects Using Asymptotic Waveform Evaluation.
Interconnect Enhancements for a High-Speed PLD Architecture
Design of FPGA Interconnect for Multilevel Metalization
