Amanote Research
Register
Sign In
A Low Power Multi-Channel Single Ramp ADC With Up to 3.2 GHz Virtual Clock
doi 10.1109/nssmic.2006.356146
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2006
Authors
Eric Delagnes
Dominique. Breton
Francis Lugiez
Reza Rahmanifard
Publisher
IEEE
Related search
A Low-Power Capacitive Charge Pump Based Pipelined ADC
IEEE Journal of Solid-State Circuits
Electronic Engineering
Electrical
A Multi-Channel ADC for Use in the PHENIX Detector
IEEE Transactions on Nuclear Science
Electronic Engineering
Nuclear
Nuclear Energy
High Energy Physics
Engineering
Electrical
A 6-Bit 2gs/S Low Power Flash ADC
International Journal of Engineering and Technology
Low-Power Pipeline ADC for Wireless LANs
IEEE Journal of Solid-State Circuits
Electronic Engineering
Electrical
A Low-Power High-Speed True Single Phase Clock Divide-by-2/3 Prescaler
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
High Resolution OFDM Channel Estimation With Low Speed ADC Using Compressive Sensing
A 3-Bit 10-MSps Low Power CMOS Flash ADC
Communications on Applied Electronics
Designing Microstrip Bandpass Filter at 3.2 GHz
International Journal on Electrical Engineering and Informatics
Engineering
Low-Jitter 0.1-To-5.8 GHz Clock Synthesizer for Area-Efficient Per-Port Integration
Journal of Electrical and Computer Engineering
Electronic Engineering
Signal Processing
Electrical
Computer Science
