A Low-Power High-Speed True Single Phase Clock Divide-by-2/3 Prescaler

IEICE Electronics Express - Japan
doi 10.1587/elex.10.20120913
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

A Low Power, High Speed 18-Transitor True Single-Phase Clocking D Flip- Flop Design in 90nm Cmos Technology

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2019English

A Power Optimized Divide by N Prescaler Design on 50nm CMOS Process

IJARCCE
2017English

Low Power High Speed SQRT Carry Select Adder

IOSR journal of VLSI and Signal Processing
2012English

Low Power High Speed Ternary Content Addressable Memory

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

High-Speed, Low-Power Optical Modulators in Silicon

2013English

Low Wind Speed Technology Phase II: Development of a 2-Mw Direct-Drive Wind Turbine for Low Wind Speed Sites; Northern Power Systems

2006English

High-Efficiency Low-Power Flash ADC for High-Speed Transceivers

CVR Journal of Science & Technology
2013English

Enhanced Macromodels of High-Speed Low-Power Differential Drivers

2016English

A Low Power Multi-Channel Single Ramp ADC With Up to 3.2 GHz Virtual Clock

2006English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy