Low-Jitter 0.1-To-5.8 GHz Clock Synthesizer for Area-Efficient Per-Port Integration

Journal of Electrical and Computer Engineering - United States
doi 10.1155/2013/364982
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Hindawi Limited

Related search

A 5.8 GHz Rectenna Design for Microwave Power Transmission

Open Electrical and Electronic Engineering Journal
Electronic EngineeringElectrical
2014English

A Low-Power Multiplying DLL for Low-Jitter Multigigahertz Clock Generation in Highly Integrated Digital Chips

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2002English

A 2.45/5.8 GHz Folded Monopole Antenna for WLAN Applications

2012English

Efficient Jitter Analysis for Spacecraft

Journal of Spacecraft and Rockets
SpacePlanetary ScienceAerospace Engineering
1998English

Compact Multiband Planar Antenna for 2.4/3.5/5.2/5.8-GHz Wireless Applications

IEEE Antennas and Wireless Propagation Letters
Electronic EngineeringElectrical
2012English

A Low Power Multi-Channel Single Ramp ADC With Up to 3.2 GHz Virtual Clock

2006English

High Performance DGS Integrated Compact Antenna for 2.4/5.2/5.8 GHz WLAN Band

Radioengineering
Electronic EngineeringElectrical
2017English

Clock Jitter Effect on Switched-Capacitor Filter Design

Fluctuation and Noise Letters
MathematicsAstronomyPhysics
2006English

Infrared and Microwaves at 5.8 GHz in a Catalytic Reactor

Physical Chemistry Chemical Physics
Theoretical ChemistryAstronomyPhysicsPhysical
2009English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy