Amanote Research
Register
Sign In
Switch Allocator for Bufferless Network-On-Chip Routers
doi 10.1145/1930037.1930043
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2011
Authors
Giorgos Dimitrakopoulos
Kostas Galanopoulos
Publisher
ACM Press
Related search
Energy Characteristic of a Processor Allocator and a Network-On-Chip
International Journal of Applied Mathematics and Computer Science
Engineering
Computer Science
Applied Mathematics
Analysis of Power Consumption on Switch Fabrics in Network Routers
Proceedings - Design Automation Conference
Control
Systems Engineering
Electronic Engineering
Simulation
Hardware
Computer Science Applications
Electrical
Architecture
Modeling
Lessons Learned in Interconnecting Sandia's Network Backbone Routers to a Core ATM Switch
Hardware Design and Implementation of a Network-On-Chip Based Load Balancing Switch Fabric
Parallel Overloaded CDMA Crossbar for Network on Chip
Facta universitatis - series: Electronics and Energetics
Optimization Models for Three On-Chip Network Problems
Transactions on Architecture and Code Optimization
Hardware
Information Systems
Architecture
Software
FSM Based DFS Link for Network on Chip
Circuits and Systems
ATree-based Topology Synthesis for On-Chip Network
A Performance Model for a Network of Prototype Software Routers
