The Influence of Gate Poly-Silicon Oxidation on Negative Bias Temperature Instability in 3D FinFET

doi 10.1109/relphy.2007.369567
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Introduction to the Special Issue on Negative Bias Temperature Instability

IEEE Transactions on Device and Materials Reliability
Electronic EngineeringRiskElectronicOpticalReliabilityElectricalMagnetic MaterialsSafetyQuality
2008English

Combined Negative Bias Temperature Instability and Hot Carrier Stress Effects in Low Temperature Poly-Si Thin Film Transistors

2006English

Influences of Initial Bulk Traps on Negative Bias Temperature Instability of HfSiON

2005English

Defects for Random Telegraph Noise and Negative Bias Temperature Instability

2016English

Modelling and Experimental Verification of the Impact of Negative Bias Temperature Instability on CMOS Inverter

Microelectronics Reliability
SurfacesElectronic EngineeringCondensed Matter PhysicsElectronicMolecular Physics,NanoscienceFilmsOpticalElectricalAtomicMagnetic MaterialsNanotechnologyReliabilitySafetyCoatingsOpticsQualityRisk
2009English

Analysis of the Relationship Between Random Telegraph Signal and Negative Bias Temperature Instability

2010English

Dynamic Negative Bias Temperature Instability and Comprehensive Modeling in PMOS Body-Tied FinFETs

2006English

Impact of Bias Temperature Instability on Soft Error Susceptibility

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2015English

FinFET Device Simulation and NAND Gate Implementation Using DG FinFET

Communications on Applied Electronics
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy