Modelling and Experimental Verification of the Impact of Negative Bias Temperature Instability on CMOS Inverter

Microelectronics Reliability - United Kingdom
doi 10.1016/j.microrel.2009.06.027