Impact of Bias Temperature Instability on Soft Error Susceptibility

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/tvlsi.2014.2320307
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Modelling and Experimental Verification of the Impact of Negative Bias Temperature Instability on CMOS Inverter

Microelectronics Reliability
SurfacesElectronic EngineeringCondensed Matter PhysicsElectronicMolecular Physics,NanoscienceFilmsOpticalElectricalAtomicMagnetic MaterialsNanotechnologyReliabilitySafetyCoatingsOpticsQualityRisk
2009English

Introduction to the Special Issue on Negative Bias Temperature Instability

IEEE Transactions on Device and Materials Reliability
Electronic EngineeringRiskElectronicOpticalReliabilityElectricalMagnetic MaterialsSafetyQuality
2008English

Influences of Initial Bulk Traps on Negative Bias Temperature Instability of HfSiON

2005English

Defects for Random Telegraph Noise and Negative Bias Temperature Instability

2016English

The Influence of Gate Poly-Silicon Oxidation on Negative Bias Temperature Instability in 3D FinFET

2007English

Analysis of the Relationship Between Random Telegraph Signal and Negative Bias Temperature Instability

2010English

Effect of Power Optimizations on Soft Error Rate

English

The Origin of Slow and Fast Trapping Under Bias Temperature Instability in HfSiO MOSFET

2007English

Dynamic Negative Bias Temperature Instability and Comprehensive Modeling in PMOS Body-Tied FinFETs

2006English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy