Electrical Property Comparison and Charge Transmission in P-Type Double Gate and Single Gate Junctionless Accumulation Transistor Fabricated by AFM Nanolithography

Nanoscale Research Letters - Germany
doi 10.1186/1556-276x-7-381
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Springer Science and Business Media LLC

Related search

Modeling Nanowire and Double-Gate Junctionless Field-Effect Transistors

2018English

Design Consideration and Impact of Gate Length Variation on Junctionless Strained Double Gate MOSFET

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

Advanced Depleted-Substrate Transistors: Single-Gate, Double-Gate and Tri-Gate

2002English

Molecular Floating-Gate Single-Electron Transistor

Scientific Reports
Multidisciplinary
2017English

Study the Characteristic of P-Type Junction-Less Side Gate Silicon Nanowire Transistor Fabricated by Atomic Force Microscopy Lithography

American Journal of Applied Sciences
Multidisciplinary
2011English

Floating Back-Gate Field Effect Transistor Fabricated Using a Single Nanowire of Charge Transfer Complex as a Channel

English

Investigation of Gate-Induced Drain Leakage (GIDL) Current in Thin Body Devices: Single-Gate Ultra-Thin Body, Symmetrical Double-Gate, and Asymmetrical Double-Gate MOSFETs

Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes
EngineeringAstronomyPhysics
2003English

Improvement of Electrical Performance in Heterostructure Junctionless TFET Based on Dual Material Gate

Applied Sciences (Switzerland)
InstrumentationMaterials ScienceFluid FlowEngineeringComputer Science ApplicationsProcess ChemistryTransfer ProcessesTechnology
2019English

Gate Level Transistor Sizing by Nonlinear Optimization.

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy