Cost-Aware Synthesis of Asynchronous Circuits Based on Partial Acknowledgement

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers - United States
doi 10.1109/iccad.2006.320080
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Synthesis of Asynchronous Circuits Using Early Data Validity

English

Computational Analysis of LED Circuits Based on Partial Quasigroup Rings

Computational and Mathematical Methods
2019English

Multi-Threshold Asynchronous Pipeline Circuits

English

Guest Editorial: Special Section on Asynchronous Circuits and Systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2009English

A Memory Aware Behavioral Synthesis Tool for Real-Time VLSI Circuits

2004English

Efficient Failure Detection in Pipelined Asynchronous Circuits

English

On Undetectable Faults in Partial Scan Circuits

English

Chemical Reaction Network Designs for Asynchronous Logic Circuits

Natural Computing
Computer Science Applications
2017English

De-Elastisation: From Asynchronous Dataflows to Synchronous Circuits

2015English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy