Amanote Research
Register
Sign In
Interlayer Dielectrics for IC Package Substrate
Journal of Japan Institute of Electronics Packaging
- Japan
doi 10.5104/jiep.15.2
Full Text
Open PDF
Abstract
Available in
full text
Categories
Electronic Engineering
Electrical
Date
January 1, 2012
Authors
Unknown
Publisher
Japan Institute of Electronics Packaging
Related search
Life Cycle Costing for IC Package
Journal of Life Cycle Assessment, Japan
YAG Laser Soldering System and Soldering Characteristics for Flat Package IC.
The Review of Laser Engineering
The Need for a Full-Chip and Package Thermal Model for Thermally Optimized IC Designs
IMB Technology for Embedded Active and Passive Components in SiP, SiB and Single IC Package Applications
Transactions of The Japan Institute of Electronics Packaging
A Calculating Method for Temperature Distribution of IC Packages on a Printed Wiring Board. (1st Report. Temperature Distribution in the Thermal Wake of an IC Package).
Nihon Kikai Gakkai Ronbunshu, B Hen/Transactions of the Japan Society of Mechanical Engineers, Part B
Condensed Matter Physics
Mechanical Engineering
A Wide-Band Compact Quadrature Coupler on Multi-Layer Package Substrate
Progress In Electromagnetics Research Letters
Optical
Electronic
Magnetic Materials
Package-Interposer-Package (PIP): A Breakthrough Package-On-Package (PoP) Technology for 3d-Integration
International Symposium on Microelectronics
Interlayer Film for Laminated Glass
Kobunshi
Materials Science
Polymers
Plastics
Chemical Engineering
Environmental Science
Research on Reflection Characteristics of IC Substrate in Automatic Inspection System by Monte Carlo Method
IEEJ Transactions on Fundamentals and Materials
Electronic Engineering
Electrical
