The Need for a Full-Chip and Package Thermal Model for Thermally Optimized IC Designs

doi 10.1109/lpe.2005.195522
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Life Cycle Costing for IC Package

Journal of Life Cycle Assessment, Japan
2006English

Interlayer Dielectrics for IC Package Substrate

Journal of Japan Institute of Electronics Packaging
Electronic EngineeringElectrical
2012English

Conceptual Designs for the AT-400MO Package

1997English

A Calculating Method for Temperature Distribution of IC Packages on a Printed Wiring Board. (1st Report. Temperature Distribution in the Thermal Wake of an IC Package).

Nihon Kikai Gakkai Ronbunshu, B Hen/Transactions of the Japan Society of Mechanical Engineers, Part B
Condensed Matter PhysicsMechanical Engineering
1988English

ExpDes: An R Package for ANOVA and Experimental Designs

Applied Mathematics
2014English

Reuse Methodology Manual for System-On-A-Chip Designs

2002English

Ringo – An R/Bioconductor Package for Analyzing ChIP-chip Readouts

BMC Bioinformatics
BiochemistryApplied MathematicsComputer Science ApplicationsStructural BiologyMolecular Biology
2007English

Reliability of Flip Chip Package^|^mdash;Thermal Stress on Flip Chip Joint^|^mdash;

Journal of Japan Institute of Electronics Packaging
Electronic EngineeringElectrical
2013English

Developing a Leading Practical Application for 3D IC Chip Stacking Technology

Synthesiology
EngineeringMultidisciplinarySocial Sciences
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy