Design of Low Power Negative Pulse-Triggered Flip-Flop With Enhanced Latch

IOSR Journal of VLSI and Signal Processing
doi 10.9790/4200-0330612
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IOSR Journals