A Low Power, High Speed 18-Transitor True Single-Phase Clocking D Flip- Flop Design in 90nm Cmos Technology

International Journal of Innovative Technology and Exploring Engineering - India
doi 10.35940/ijitee.k2531.0981119
Full Text
Abstract

Available in full text

Date
Authors

Unknown

Publisher

Blue Eyes Intelligence Engineering and Sciences Engineering and Sciences Publication - BEIESP

Related search

Area Efficient SR Flip-Flop Designed Using 90nm CMOS Technology

International Journal of Advanced Technology and Engineering Exploration
2018English

A Low-Power High-Speed True Single Phase Clock Divide-by-2/3 Prescaler

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2013English

Design of Low Power High Speed D-Latch Using Stacked Inverter and Sleep Transistor at 32nm CMOS Technology

International Journal of Trend in Scientific Research and Development
2018English

Design of High-Speed Low-Power Two Level Voltage Converters Using Multi-VTH CMOS Technology

International Journal of Computer Applications
2013English

Power Efficient Design of Semi-Dynamic Master-Slave Single-EdgeTriggered Flip-Flop

International Journal on Electrical Engineering and Informatics
Engineering
2019English

Design of Low Power Negative Pulse-Triggered Flip-Flop With Enhanced Latch

IOSR Journal of VLSI and Signal Processing
2013English

Review Paper on Power Efficient Hybrid D-Flip Flop

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering
2013English

Variable Supply-Voltage Scheme for Low-Power High-Speed CMOS Digital Design

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
1998English

Design a Low Power Half-Subtractor Using .90µm CMOS Technology

IOSR journal of VLSI and Signal Processing
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy