A High Speed Modulo (2n − 2p + 1) Multiplier Design
IEICE Electronics Express - Japan
doi 10.1587/elex.12.20150870
Full Text
Open PDFAbstract
Available in full text
Categories
Date
January 1, 2015
Authors
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)