Amanote Research
Register
Sign In
Scheduling Tests for 3D Stacked Chips Under Power Constraints
doi 10.1109/delta.2011.23
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2011
Authors
Breeta Sen Gupta
Urban Ingelsson
Erik Larsson
Publisher
IEEE
Related search
Scheduling Tests for VLSI Systems Under Power Constraints
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware
Electronic Engineering
Electrical
Architecture
Software
Low-Power Motion Estimation Processor With 3D Stacked Memory
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Electronic Engineering
Computer Graphics
Signal Processing
Applied Mathematics
Electrical
Computer-Aided Design
Power Control Under Finite Power Constraints
Communications in Information and Systems
Two-Machine Scheduling Under Arbitrary Precedence Constraints
Journal of the Operations Research Society of Japan
Management Science
Decision Sciences
Operations Research
List Scheduling in Embedded Systems Under Memory Constraints
International Journal of Parallel Programming
Theoretical Computer Science
Information Systems
Software
A Parallel-Machine Scheduling With Periodic Constraints Under Uncertainty
Advances in Mechanical Engineering
Mechanical Engineering
Scheduling Under Unavailability Constraints to Minimize Flow-Time Criteria
A Framework for Computing Power Consumption Scheduling Functions Under Uncertainty
Maximizing Heterogeneous Processor Performance Under Power Constraints
Transactions on Architecture and Code Optimization
Hardware
Information Systems
Architecture
Software
