Amanote Research

Amanote Research

    RegisterSign In

Maximizing Heterogeneous Processor Performance Under Power Constraints

Transactions on Architecture and Code Optimization - United States
doi 10.1145/2976739
Full Text
Open PDF
Abstract

Available in full text

Categories
HardwareInformation SystemsArchitectureSoftware
Date

September 17, 2016

Authors
Almutaz AdilehStijn EyermanAamer JaleelLieven Eeckhout
Publisher

Association for Computing Machinery (ACM)


Related search

Slack: Maximizing Performance Under Technological Constraints

English

Performance Boosting Under Reliability and Power Constraints

2013English

Power Control Under Finite Power Constraints

Communications in Information and Systems
2001English

Maximizing UAV Target Coverage Under Flight Range and Target Service Time Constraints

Lecture Notes on Software Engineering
2015English

Maximizing Performance

Medicine and Science in Sports and Exercise
Sports MedicinePhysical TherapySports ScienceOrthopedicsSports TherapyRehabilitation
2016English

Micro-Architecture Independent Analytical Processor Performance and Power Modeling

2015English

Heterogeneous and Inexact: Maximizing Power Efficiency of Edge Computing Sensors for Health Monitoring Applications

2018English

Massive MIMO Channels Under the Joint Power Constraints

2019English

Scheduling Tests for VLSI Systems Under Power Constraints

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
1997English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy