Amanote Research
Register
Sign In
Methodology for Power-Aware Coherent Receiver Design
doi 10.1364/sppcom.2013.spt4d.4
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2013
Authors
Tauseef Ahmad
Yun Ai
Pavithra Muralidharan
Naga V. Irukulapati
Pontus Johannisson
Henk Wymeersch
Erik Agrell
Per Larsson-Edefors
Magnus Karlsson
Publisher
OSA
Related search
A Verification-Aware Design Methodology for Thread Pipelining Parallelization
IEICE Transactions on Information and Systems
Electronic Engineering
Pattern Recognition
Hardware
Computer Vision
Electrical
Architecture
Artificial Intelligence
Software
Low Power Design Methodology
A Self-Coherent Receiver for Detection of PolMUX Coherent Signals
Optics Express
Optics
Atomic
Molecular Physics,
API for Power-Aware Application Design on Mobile Systems
Improved Thermal Design Methodology for Wind Power Converters
Journal of Modern Power Systems and Clean Energy
Renewable Energy
Power Technology
the Environment
Sustainability
Energy Engineering
Efficient Power/Ground Network Analysis for Power Integrity-Driven Design Methodology
Network Code Design From Unequal Error Protection Coding: Channel-Aware Receiver Design and Diversity Analysis
Inexact-Aware Architecture Design for Ultra-Low Power Bio-Signal Analysis
IET Computers and Digital Techniques
Hardware
Electronic Engineering
Electrical
Architecture
Software
Adaptive Control Methodology for High-Performance Low-Power VLSI Design