Amanote Research

Amanote Research

    RegisterSign In

Low Power Design Methodology

doi 10.5772/intechopen.73729
Full Text
Open PDF
Abstract

Available in full text

Date

February 28, 2018

Authors
Vithyalakshmi NatarajanAshok Kumar NagarajanNagarajan PandianVinoth Gopi Savithri
Publisher

InTech


Related search

Adaptive Control Methodology for High-Performance Low-Power VLSI Design

2009English

Methodology for Power-Aware Coherent Receiver Design

2013English

Improved Thermal Design Methodology for Wind Power Converters

Journal of Modern Power Systems and Clean Energy
Renewable EnergyPower Technologythe EnvironmentSustainabilityEnergy Engineering
2013English

A Low-Power Reduced Swing Global Clocking Methodology

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2004English

Efficient Power/Ground Network Analysis for Power Integrity-Driven Design Methodology

2004English

Design of Low Power Novel Gate

International Journal of Advances in Signal and Image Sciences
2016English

Low Power Magnitude Comparator Circuit Design

International Journal of Computer Applications
2014English

Design Optimization Methodology for Ultra Low Power Analog Circuits Using Intuitive Inversion-Level and Saturation-Level Parameter

2013English

Low Power CMOS LNA and Mixer Design

IOSR Journal of Electronics and Communication Engineering
2012English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy