Applying Partial Power-Gating to Direction-Sliced Network-On-Chip

Journal of Electrical and Computer Engineering - United States
doi 10.1155/2015/862387
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Hindawi Limited

Related search

Implementation of Data Encoding Schemes for Power Reduction in Network on Chip Links

International Journal of Recent Trends in Engineering and Research
2018English

High Performance and Power Efficient On-Chip Network Designs Through Multiple Injection Ports

English

Applying WPD and SVD to Classification of EM Wave Induced by Partial Discharge in Power Transformer

Journal of Electrical Engineering
Electronic EngineeringElectrical
2013English

On-Chip Digital Power Supply Control for System-On-Chip Applications

2005English

A Study on the Errors of Direction Finder for Applying to the Navigation

The Journal of the Nautical Society of Japan
1957English

Effect of Direction of Ultrasonic Vibration on Flip-Chip Bonding

Transactions of The Japan Institute of Electronics Packaging
2013English

CGMAP: A New Approach to Network-On-Chip Mapping Problem

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2009English

Design of Adaptive Communication Channel Buffers for Low-Power Area-Efficient Network-On-Chip Architecture

2007English

The Maximum Voltage Drop in an On-Chip Power Distribution Network: Analysis of Square, Triangular and Hexagonal Power Pad Arrangements

European Journal of Applied Mathematics
Applied Mathematics
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy