High Performance and Power Efficient On-Chip Network Designs Through Multiple Injection Ports

doi 10.4995/thesis/10251/18235
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

Universitat Politecnica de Valencia

Related search

A High Performance Network-On-Chip Scheme Using Lossless Data Compression

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2010English

An Evaluation of an Integrated on-Chip/Off-Chip Network for High-Performance Reconfigurable Computing

International Journal of Reconfigurable Computing
HardwareArchitecture
2012English

Design of Adaptive Communication Channel Buffers for Low-Power Area-Efficient Network-On-Chip Architecture

2007English

Efficient Heuristic for Non-Linear Transportation Problem on the Route With Multiple Ports

Polish Maritime Research
Ocean EngineeringMechanical Engineering
2013English

Performance Evaluation of CDMA Router for Network-On-Chip

International Journal of VLSI Design & Communication Systems
2012English

Applying Partial Power-Gating to Direction-Sliced Network-On-Chip

Journal of Electrical and Computer Engineering
Electronic EngineeringSignal ProcessingElectricalComputer Science
2015English

A System on Chip (Soc) - High-Performance Power Drive Applications - SVPWM Based Voltage Source Inverter

International Journal of Computer Applications
2010English

Thermal/Performance Trade-Off in Network-On-Chip Architectures

2012English

Hybrid Silicon-Photonic Network-On-Chip for Future Generations of High-Performance Many-Core Systems

Journal of Supercomputing
HardwareInformation SystemsTheoretical Computer ScienceArchitectureSoftware
2015English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy