Implementation of Data Encoding Schemes for Power Reduction in Network on Chip Links

International Journal of Recent Trends in Engineering and Research
doi 10.23883/ijrter.conf.20171216.013.8u1ld
Full Text
Abstract

Available in full text

Date
Authors

Unknown

Publisher

International Journal of Recent Trends in Engineering and Research

Related search

On-Chip Power Minimization Using Serialization-Widening With Frequent Value Encoding

VLSI Design
Electronic EngineeringComputer GraphicsHardwareElectricalArchitectureComputer-Aided Design
2014English

Cooperative Power Scheduling for a Network of MIMO Links

IEEE Transactions on Wireless Communications
Electronic EngineeringApplied MathematicsComputer Science ApplicationsElectrical
2010English

FPGA Implementation of Network-On-Chip Router Architecture for Multicore-SoC Communication Paradigm

International Journal of Advance Engineering and Research Development
2014English

Design and Implementation of a Network on Chip Using FPGA(English)

AL-Rafdain Engineering Journal (AREJ)
2013English

Hybrid Network-On-Chip: An Application-Aware Framework for Big Data

Complexity
MultidisciplinaryComputer Science
2018English

Recursive Prototype Reduction Schemes Applicable for Large Data Sets

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2002English

Applying Partial Power-Gating to Direction-Sliced Network-On-Chip

Journal of Electrical and Computer Engineering
Electronic EngineeringSignal ProcessingElectricalComputer Science
2015English

Implementation of Delay and Power Monitoring Schemes to Reduce the Power Consumption

International Journal of Computer Applications
2011English

Implementation of Data Transmitted Network Base on OPNET

2015English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy