Amanote Research

Amanote Research

  • Register
  • Sign In

Efficient Computation of Buffer Capacities for Cyclo-Static Dataflow Graphs

Proceedings - Design Automation Conference- China

doi 10.1109/dac.2007.375247

Full Text

Abstract

Available in

Categories

ControlSystems EngineeringElectronic EngineeringSimulationHardwareComputer Science ApplicationsElectricalArchitectureModeling

Date

June 1, 2007

Authors

Maarten H. WiggersMarco J.G. BekooijGerard J.M. Smit

Publisher

IEEE


Related search

Quasi-Static Scheduling of Reconfigurable Dataflow Graphs for DSP Systems

English

Minimising Buffer Requirements of Synchronous Dataflow Graphs With Model Checking

2005English

Schedule-Extended Synchronous Dataflow Graphs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2013English

Efficient Computation of Distance Labeling for Decremental Updates in Large Dynamic Graphs

World Wide Web
HardwareComputer NetworksSoftwareArchitectureCommunications
2016English

Buffer Merging Technique for Minimizing Memory Footprints of Synchronous Dataflow Specifications

2015English

Invariant Inference and Efficient Computation in the Static Factor Model

SSRN Electronic Journal
2013English

A Model-Based Schedule Representation for Heterogeneous Mapping of Dataflow Graphs

2011English

Generalized Extraction of Real-Time Parameters for Homogeneous Synchronous Dataflow Graphs

2015English

Analytic Multi-Loop Results Using Finite Fields and Dataflow Graphs With FiniteFlow

2019English

Amanote Research

Note-taking for researchers

Follow Amanote


© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy