Amanote Research

Amanote Research

    RegisterSign In

Schedule-Extended Synchronous Dataflow Graphs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - United States
doi 10.1109/tcad.2013.2265852
Full Text
Open PDF
Abstract

Available in full text

Categories
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
Date

October 1, 2013

Authors
Morteza DamavandpeymaSander StuijkTwan BastenMarc GeilenHenk Corporaal
Publisher

Institute of Electrical and Electronics Engineers (IEEE)


Related search

Minimising Buffer Requirements of Synchronous Dataflow Graphs With Model Checking

2005English

A Model-Based Schedule Representation for Heterogeneous Mapping of Dataflow Graphs

2011English

Generalized Extraction of Real-Time Parameters for Homogeneous Synchronous Dataflow Graphs

2015English

Buffer Merging Technique for Minimizing Memory Footprints of Synchronous Dataflow Specifications

2015English

Quasi-Static Scheduling of Reconfigurable Dataflow Graphs for DSP Systems

English

Efficient Computation of Buffer Capacities for Cyclo-Static Dataflow Graphs

Proceedings - Design Automation Conference
ControlSystems EngineeringElectronic EngineeringSimulationHardwareComputer Science ApplicationsElectricalArchitectureModeling
2007English

Analytic Multi-Loop Results Using Finite Fields and Dataflow Graphs With FiniteFlow

2019English

Search Strategies as Synchronous Processes (Extended Abstract)

2017English

Exploratory Querying of Extended Knowledge Graphs

Proceedings of the VLDB Endowment
Computer Science
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy