Amanote Research

Amanote Research

    RegisterSign In

Quasi-Static Scheduling of Reconfigurable Dataflow Graphs for DSP Systems

doi 10.1109/iwrsp.2000.855200
Full Text
Open PDF
Abstract

Available in full text

Date

Unknown

Authors
B. BhattacharyaS.S. Bhattacharyya
Publisher

IEEE Comput. Soc


Related search

Efficient Computation of Buffer Capacities for Cyclo-Static Dataflow Graphs

Proceedings - Design Automation Conference
ControlSystems EngineeringElectronic EngineeringSimulationHardwareComputer Science ApplicationsElectricalArchitectureModeling
2007English

Quasi-Static Scheduling for Real-Time Systems With Hard and Soft Tasks

English

Simulink Block Library for Fast Prototyping of Reconfigurable DSP Systems

English

Reconfigurable Synchronized Dataflow Processor

English

Consistency Analysis of Reconfigurable Dataflow Specifications

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2002English

Resource-Constrained Static Scheduling of Synchronous Data-Flow Graphs

2012English

Symbolic Quasi-Static Scheduling of Actor-Oriented SystemC Models

2008English

Schedule-Extended Synchronous Dataflow Graphs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2013English

Optimal Preemptively Scheduling for Real-Time Reconfigurable Uniprocessor Embedded Systems

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy