Amanote Research
Register
Sign In
Efficient Scheduling and Instruction Selection for Programmable Digital Signal Processors
IEEE Transactions on Signal Processing
- United States
doi 10.1109/78.340798
Full Text
Open PDF
Abstract
Available in
full text
Categories
Electronic Engineering
Signal Processing
Electrical
Date
January 1, 1994
Authors
K.H. Yu
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Related search
Instruction Scheduling for Instruction Level Parallel Processors
Proceedings of the IEEE
Electronic Engineering
Electrical
Computer Science
Digital Signal Processors
Reconfigurable Processors for High-Performance, Embedded Digital Signal Processing
Instruction Set Extensions for Efficient AES Implementation on 32-Bit Processors
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Toward Efficient Scheduling of Evolving Computations on Rings of Processors
Journal of Parallel and Distributed Computing
Computer Networks
Hardware
Communications
Architecture
Theoretical Computer Science
Artificial Intelligence
Software
Toward Kilo-Instruction Processors
Transactions on Architecture and Code Optimization
Hardware
Information Systems
Architecture
Software
Power Estimation on Functional Level for Programmable Processors
Advances in Radio Science
MIST---a Design Aid for Programmable Pipelined Processors
Task-Aware Priority Scheduling for Multicore Processors
