Amanote Research
Register
Sign In
Clock Gating and Negative Edge Triggering for Energy Recovery Clock
doi 10.1109/iscas.2007.378251
Full Text
Open PDF
Abstract
Available in
full text
Date
May 1, 2007
Authors
Vishwanadh Tirumalashetty
Hamid Mahmoodi
Publisher
IEEE
Related search
Multiwavelength All-Optical Clock Recovery
IEEE Photonics Technology Letters
Electronic Engineering
Optics
Molecular Physics,
Optical
Electrical
Atomic
Magnetic Materials
Electronic
Power Reduction Through Clock Gating by Symbolic Manipulation
A Molecular Mechanism for Circadian Clock Negative Feedback
Science
Multidisciplinary
Philosophy of Science
History
All-Digital Clock and Data Recovery Architectures
Energy-Efficient High-Level Synthesis for HDR Architectures With Clock Gating Based on Concurrency-Oriented Scheduling
IPSJ Transactions on System LSI Design Methodology
Electronic Engineering
Computer Science Applications
Electrical
A Novel Sequential Circuit Optimization With Clock Gating Logic
Design Considerations for High Speed Clock and Data Recovery Circuits
Analysis of Bang-Bang Clock and Data Recovery
Solutions for Ultra-High Speed Optical Wavelength Conversion and Clock Recovery
