Amanote Research
Register
Sign In
Reducibility of Sequential Test Generation to Combinational Test Generation for Several Delay Fault Models
doi 10.1109/ats.2003.1250783
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2003
Authors
Unknown
Publisher
IEEE
Related search
A Delay Fault Model for At-Speed Fault Simulation and Test Generation
IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science Applications
Computer Graphics
Computer-Aided Design
Software
Sequential Circuit Test Generation Using Decision Diagram Models
Test Generation Driven by User-Defined Fault Models
IFIP Advances in Information and Communication Technology
Computer Networks
Information Systems
Management
Communications
Fourier Analysis-Based Automatic Test Pattern Generation for Combinational Circuits
Functional Fault Equivalence and Diagnostic Test Generation in Combinational Logic Circuits Using Conventional ATPG
Journal of Electronic Testing: Theory and Applications (JETTA)
Electronic Engineering
Electrical
Fault-Oriented Test Generation for Multicast Routing Protocol Design
IFIP Advances in Information and Communication Technology
Computer Networks
Information Systems
Management
Communications
Scalable Test Data Generation From Multidimensional Models
Concurrent Test Generation
Multiple-Fault Diagnosis Based on Adaptive Diagnostic Test Pattern Generation
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
