Functional Fault Equivalence and Diagnostic Test Generation in Combinational Logic Circuits Using Conventional ATPG

Journal of Electronic Testing: Theory and Applications (JETTA) - Netherlands
doi 10.1007/s10836-005-1543-z
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Springer Science and Business Media LLC

Related search

Functional Test Generation Using Constraint Logic Programming

IFIP Advances in Information and Communication Technology
Computer NetworksInformation SystemsManagementCommunications
2002English

Fourier Analysis-Based Automatic Test Pattern Generation for Combinational Circuits

2015English

Reducibility of Sequential Test Generation to Combinational Test Generation for Several Delay Fault Models

2003English

ATPG for Delay Defects in Current Mode Threshold Logic Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2016English

The Mechanical Generation of Fault Trees for Reactive Systems via Retrenchment I: Combinational Circuits

Formal Aspects of Computing
Theoretical Computer ScienceSoftware
2011English

On the Use of Evolutionary Programming for Combinational Logic Circuits Design

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2014English

Robust Flip-Flop Against Soft Errors for Combinational and Sequential Logic Circuits

2008English

Multiple-Fault Diagnosis Based on Adaptive Diagnostic Test Pattern Generation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2007English

Ring Counter Based ATPG for Low Transition Test Pattern Generation

The Scientific World Journal
BiochemistryMedicineGeneticsMolecular BiologyEnvironmental Science
2015English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy