MEC3-a Pipelined Zero Suppression and Trigger Matching Chip

IEEE Transactions on Nuclear Science - United States
doi 10.1109/23.467884
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

A 12b, 50 MS/s, Fully Differential Zero-Crossing Based Pipelined ADC

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2009English

Suppression Law of Quantum States in a 3D Photonic Fast Fourier Transform Chip

Nature Communications
AstronomyGeneticsMolecular BiologyBiochemistryChemistryPhysics
2016English

The Medipix3RX: A High Resolution, Zero Dead-Time Pixel Detector Readout Chip Allowing Spectroscopic Imaging

Journal of Instrumentation
InstrumentationMathematical Physics
2013English

Marijuana-Derived Cannabinoids Trigger a CB2/PI3K Axis of Suppression of the Innate Response to Oral Pathogens

Frontiers in Immunology
AllergyImmunology
2019English

A Digit Pipelined Dynamic Time Warp Processor.

1986English

Suppression of Magnetic Signal Error in Trigger Assembly by Simultaneous Sensing of Bipolar Magnets

Journal of Magnetics
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2019English

Suppression of Odd-Frequency Pairing by Phase Disorder in a Nanowire Coupled to Majorana Zero Modes

Physical Review B
OpticalElectronicCondensed Matter PhysicsMagnetic Materials
2020English

Optimal Ovulation Trigger–Oocyte Pickup Interval in Progestin-Primed Ovarian Stimulation Protocol: A Retrospective Study Using Propensity Score Matching

Frontiers in Endocrinology
EndocrinologyMetabolismDiabetes
2019English

Multilevel Optimization of Pipelined Caches

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
1997English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy