Amanote Research
Register
Sign In
The Effect of Sparse Switch Patterns on the Area Efficiency of Multi-Bit Routing Resources in Field-Programmable Gate Arrays
doi 10.1109/fpl.2008.4629975
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2008
Authors
Andy Ye
Publisher
IEEE
Related search
The Application of Moving Target Defense to Field Programmable Gate Arrays
Constrained Clock Shifting for Field Programmable Gate Arrays
A Stochastic Model to Predict the Routability of Field-Programmable Gate Arrays
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
Replace: An Incremental Placement Algorithm for Field Programmable Gate Arrays
Comparative Analysis of Soft and Hard On-Chip Interconnects for Field-Programmable Gate Arrays
IET Computers and Digital Techniques
Hardware
Electronic Engineering
Electrical
Architecture
Software
Field - Programmable Gate Array
Field Programmable Gate Arrays Based Design, Implementation and Delay Study of Braun's Multipliers
Journal of Computer Science
Computer Networks
Software
Artificial Intelligence
Communications
Multi-Coset Sparse Imaging Arrays
IEEE Transactions on Antennas and Propagation
Electronic Engineering
Electrical
Condensed Matter Physics
180-mV Subthreshold Operation of Crystalline Oxide Semiconductor FPGA Realized by Overdriving Programmable Power Switch and Programmable Routing Switch
