Amanote Research
Register
Sign In
Hardware Emulation of Memristor Based Ternary Content Addressable Memory
doi 10.1109/ssd.2017.8167029
Full Text
Open PDF
Abstract
Available in
full text
Date
March 1, 2017
Authors
Mohamed A. Bahloul
Rawan Naous
M. Masmoudi
Publisher
IEEE
Related search
Low Power High Speed Ternary Content Addressable Memory
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
Multi-Core Eight Bit Ternary Content-Addressable Memory Design Based Image Learning System
International Journal of Innovative Technology and Exploring Engineering
Mechanics of Materials
Electronic Engineering
Civil
Structural Engineering
Electrical
Computer Science
Packet Classification Using Binary Content Addressable Memory
IEEE/ACM Transactions on Networking
Electronic Engineering
Computer Networks
Communications
Computer Science Applications
Electrical
Software
Design of Optically Coupled Three-Dimensional Content Addressable Memory
FPGA Implementation Content Addressable Memory in Cache Applications
International Journal of Computer Applications
Quadratic Hadamard Memories 1: Adaptive Stochastic Content-Addressable Memory
Design of a Content Addressable Memory-Based Parallel Processor Implementing (-1+j)-Based Binary Number System
International Journal of Advanced Computer Science and Applications
Computer Science
High-Speed Median Filter Designs Using Shiftable Content-Addressable Memory
IEEE Transactions on Circuits and Systems for Video Technology
Electronic Engineering
Media Technology
Electrical
Design of Ternary Content-Addressable Memories With Dynamically Power-Gated Storage Cells Using FinFETs
Electronics
Electronic Engineering
Electrical
