An 11-Bit Single-Ended SAR ADC With an Inverter-Based Comparator for Design Automation

IEICE Transactions on Electronics - Japan
doi 10.1587/transele.e99.c.1331
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

An 11-Bit 20-MSample/S Pipelined ADC With OTA Bias Current Regulation to Optimize Power Dissipation

2017English

An 11.0 Bit ENOB, 9.8 fJ/conv.-step Noise-Shaping SAR ADC Calibrated by Least Squares Estimation

2017English

Design of 8 Bit Interpolating Flash ADC Based on CMOS Technology

DEStech Transactions on Materials Science and Engineering
2017English

A 6 mW 325 MS/s 8 Bit SAR ADC With Background Offset Calibration

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2017English

Design, Optimization and Realization of an HFB-based ADC

2011English

Design, Optimization and Calibration of an HFB-based ADC

2011English

Merged Capacitor Switching Based SAR ADC With Highest Switching Energy-Efficiency

Electronics Letters
Electronic EngineeringElectrical
2010English

Algebraic Modeling of New Enhanced Linearity Threshold Comparator Based Flash ADC

IOSR Journal of VLSI and Signal Processing
2014English

Design of Low Power SAR ADC for ECG Using 45nm CMOS Technology

International Journal of VLSI Design & Communication Systems
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy