An 11-Bit 20-MSample/S Pipelined ADC With OTA Bias Current Regulation to Optimize Power Dissipation

doi 10.1109/iscas.2017.8050484
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Design a 10-Bit 100MHz Pipelined ADC Using RB-OTA in 90nm CMOS Technology

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2012English

A Low Power, and Low Signal 5-Bit 25Msamples/S Pipelined ADC for Monolithic Active Pixels

2006English

A 6-Bit 2gs/S Low Power Flash ADC

International Journal of Engineering and Technology
2012English

A Low Power and Low Signal 4 Bit 50ms/S Double Sampling Pipelined ADC for Monolithic Active Pixel Sensors

Journal of Instrumentation
InstrumentationMathematical Physics
2008English

An 11-Bit Single-Ended SAR ADC With an Inverter-Based Comparator for Design Automation

IEICE Transactions on Electronics
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2016English

A Low-Power Capacitive Charge Pump Based Pipelined ADC

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2010English

A 12b, 50 MS/s, Fully Differential Zero-Crossing Based Pipelined ADC

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2009English

A 3-Bit 10-MSps Low Power CMOS Flash ADC

Communications on Applied Electronics
2018English

A 6 mW 325 MS/s 8 Bit SAR ADC With Background Offset Calibration

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy