PC Process Migration Using FPGAs in Ring Networks

IEICE Communications Express
doi 10.1587/comex.2019xbl0163
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

Distributed Process Networks — Using Half FIFO Queues in CORBA

Advances in Parallel Computing
Computer Science
2004English

Design of Parallel Prefix Adders Using FPGAs

IOSR journal of VLSI and Signal Processing
2014English

Using the Opportunities of Social Networks in the Educational Process

Research result. Pedagogy and Psychology of Education
2017English

Reconfiguration of Chordal Ring Networks.

English

Application of PC-Based Project Management in an Integrated Planning Process

1992English

Enhancement of Incremental Design for FPGAs Using Circuit Similarity

2011English

Accelerating 3D Convolution Using Streaming Architectures on FPGAs

2009English

Optimal Multi-Tdma Scheduling in Ring Topology Networks

Mathematical Problems in Engineering
MathematicsEngineering
2015English

K-Core Decomposition of Large Networks on a Single PC

Proceedings of the VLDB Endowment
Computer Science
2015English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy