Discrete-Time Modelling and Experimental Validation of an All-Digital PLL for Clock-Generating Networks

doi 10.1109/newcas.2016.7604784
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

A Low Power, Small Area Cyclic Time-To-Digital Converter in All-Digital PLL for DVB-S2 Application

Journal of Semiconductor Technology and Science
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2013English

All-Digital Clock and Data Recovery Architectures

English

A Digital Implementation of the Time-Optimal PLL

Transactions of the Society of Instrument and Control Engineers
1995English

Real-Time System = Discrete System + Clock Variables

International Journal on Software Tools for Technology Transfer
Information SystemsSoftware
1997English

An Ultracompact 9.4-14.8-GHz Transformer-Based Fractional-N All-Digital PLL in 40-Nm CMOS

IEEE Transactions on Microwave Theory and Techniques
Electronic EngineeringRadiationElectricalCondensed Matter Physics
2017English

Hybrid Discrete Algorithm for the Modelling of Gene Regulatory Networks

Biosystems and Information technology
2013English

The Hamiltonians Generating One-Dimensional Discrete-Time Quantum Walks

Interdisciplinary Information Sciences
2013English

Helical Gear Wear Monitoring: Modelling and Experimental Validation

Mechanism and Machine Theory
Mechanics of MaterialsBioengineeringComputer Science ApplicationsMechanical Engineering
2017English

Discrete Time, Discrete State Latent Markov Modelling for Assessing and Predicting Household Acquisitions of Financial Products

Journal of the Royal Statistical Society. Series A, (Statistics in Society)
EconomicsProbabilityUncertaintySocial SciencesStatisticsEconometrics
2007English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy