A Digital Implementation of the Time-Optimal PLL

Transactions of the Society of Instrument and Control Engineers
doi 10.9746/sicetr1965.31.535
Full Text
Abstract

Available in full text

Date
Authors
Publisher

The Society of Instrument and Control Engineers

Related search

A Low Power, Small Area Cyclic Time-To-Digital Converter in All-Digital PLL for DVB-S2 Application

Journal of Semiconductor Technology and Science
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2013English

Discrete-Time Modelling and Experimental Validation of an All-Digital PLL for Clock-Generating Networks

2016English

An Implementation of the One-Chip PLL/PWM Motor Control System

IEEJ Transactions on Electronics, Information and Systems
Electronic EngineeringElectrical
2002English

An Efficient Implementation of Generalized Delayed Signal Cancellation PLL

IEEE Transactions on Power Electronics
Electronic EngineeringElectrical
2016English

A Review on Design and Analysis of Low Power PLL for Digital Applications

International Journal for Research in Applied Science and Engineering Technology
2018English

Implementation of PLL in Rf Transceiver Using SPI and Uart Protocols

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

ASIC Implementation of Time-Domain Digital Back Propagation for Coherent Receivers

IEEE Photonics Technology Letters
Electronic EngineeringOpticsMolecular Physics,OpticalElectricalAtomicMagnetic MaterialsElectronic
2018English

A 3.5mW 5µsec Settling Time Dual-Band Fractional-N PLL Synthesizer

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2012English

Real Time Implementation of Digital Watermarking Algorithm for Image and Video Application

2012English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy