Design of Booth Multiplier Using Double Gate MOSFET

International Journal of Computer Applications
doi 10.5120/ijca2017914241
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Foundation of Computer Science

Related search

A New Design of Multiplier Using Modified Booth Algorithm and Reversible Gate Logic

International Journal of Computer Applications Technology and Research
2013English

Design Consideration and Impact of Gate Length Variation on Junctionless Strained Double Gate MOSFET

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

Double-Gate MOSFET Based Reconfigurable Cells

Electronics Letters
Electronic EngineeringElectrical
2007English

FPGA Implementation of Low Power Booth Multiplier Using Radix-4 Algorithm

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering
2014English

Double Gate MOSFET by ESS (Empty Space in Silicon) Architecture

2003English

Modified Booth Multiplier Using Wallace Structure and Efficient Carry Select Adder

International Journal of Computer Applications
2013English

Area-Delay Efficient Flipping 2-D DWT Structure Using PEB Booth Multiplier

International Journal of Computer Applications
2016English

Comparative Analysis of Low Power 10T and 14T Full Adder Using Double Gate MOSFET at 45nm Technology

International Journal of Computer Applications
2013English

Analytical Modelling and Performance Analysis of Double-Gate MOSFET-based Circuit Including Ballistic/Quasi-Ballistic Effects

Molecular Simulation
Materials ScienceInformation SystemsCondensed Matter PhysicsSimulationChemical EngineeringModelingChemistry
2009English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy