Comparative Analysis of Low Power 10T and 14T Full Adder Using Double Gate MOSFET at 45nm Technology

International Journal of Computer Applications
doi 10.5120/13095-0378
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Foundation of Computer Science

Related search

Design and Simulation of Low Power 10T Full Adder Using Cadence 16nM Technology

International Journal for Research in Applied Science and Engineering Technology
2019English

Optimized CMOS Design of Full Adder Using 45nm Technology

International Journal of Computer Applications
2016English

Low Power Current-Mode Threshold Logic Gate Using Nano-Technology Double-Gate MOSFETs

The International Conference on Electrical Engineering
2010English

Design of Booth Multiplier Using Double Gate MOSFET

International Journal of Computer Applications
2017English

Design of Low Power SAR ADC for ECG Using 45nm CMOS Technology

International Journal of VLSI Design & Communication Systems
2017English

Design of Quantum Circuit for Full Adder Using HNG Gate

International Journal of Engineering and Technology
Transfer ProcessesFluid FlowMechanical EngineeringAerospace Engineering
2020English

Double-Gate MOSFET Based Reconfigurable Cells

Electronics Letters
Electronic EngineeringElectrical
2007English

Hazards and Glitch Power Reduction of CMOS Full Adder in 90nm Technology

CVR Journal of Science & Technology
2014English

Low Power Wallace and Dadda Multiplier Based on CLRCL Full Adder

IJARCCE
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy